summaryrefslogtreecommitdiff
path: root/test
diff options
context:
space:
mode:
authorNathan Moinvaziri <nathan@nathanm.com>2025-12-17 16:35:18 -0800
committerHans Kristian Rosbach <hk-github@circlestorm.org>2025-12-28 14:07:36 +0100
commit0dfd7c0acbd463fc2d083756afb97a5e3d84e9ec (patch)
tree35adba91174f976e7420dbc76ab15b41fa8c1453 /test
parent1a32c9977f6d220e178d9bf0856d713ceb0837dc (diff)
downloadProject-Tick-0dfd7c0acbd463fc2d083756afb97a5e3d84e9ec.tar.gz
Project-Tick-0dfd7c0acbd463fc2d083756afb97a5e3d84e9ec.zip
Add missing adler32_copy_ssse3 implementation
Diffstat (limited to 'test')
-rw-r--r--test/benchmarks/benchmark_adler32_copy.cc4
1 files changed, 3 insertions, 1 deletions
diff --git a/test/benchmarks/benchmark_adler32_copy.cc b/test/benchmarks/benchmark_adler32_copy.cc
index 05b1f0fac4..c506fccd8a 100644
--- a/test/benchmarks/benchmark_adler32_copy.cc
+++ b/test/benchmarks/benchmark_adler32_copy.cc
@@ -108,7 +108,9 @@ BENCHMARK_ADLER32_BASELINE_COPY(power8, adler32_power8, test_cpu_features.power.
//BENCHMARK_ADLER32_COPY(rvv, adler32_rvv, test_cpu_features.riscv.has_rvv);
BENCHMARK_ADLER32_BASELINE_COPY(rvv, adler32_rvv, test_cpu_features.riscv.has_rvv);
#endif
-
+#ifdef X86_SSSE3
+BENCHMARK_ADLER32_COPY(ssse3, adler32_copy_ssse3, test_cpu_features.x86.has_ssse3);
+#endif
#ifdef X86_SSE42
BENCHMARK_ADLER32_BASELINE_COPY(sse42_baseline, adler32_ssse3, test_cpu_features.x86.has_ssse3);
BENCHMARK_ADLER32_COPY(sse42, adler32_copy_sse42, test_cpu_features.x86.has_sse42);